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Abstract—A new method is discussed for the systematic syn-
thesis, design and performance optimization of varactor-based
parametric frequency dividers (PFDs) exhibiting an ultra-low
power threshold (Pth). For the first time, it is analytically shown
that the Pth-value exhibited by any PFD can always be expressed
as an explicit closed-form function of the different impedances
forming its network. Such a unique and unexplored property
permits to rely on linear models, during the PFD design and
performance optimization. The validity of our analytical model
has been verified, in a commercial circuit simulator, through
time-domain and frequency-domain algorithms. To demonstrate
the effectiveness of our new synthesis approach, we also report
on a lumped prototype of a 200:100MHz PFD, realized on a
printed circuit board (PCB). Although inductors with quality
factors lower than 50 were used, the PFD prototype exhibits a
Pth-value lower than −15dBm. Such a low Pth-value is the lowest
one ever reported for passive varactor-based PFDs, operating in
the same frequency range.
Index Terms—Frequency Dividers, Linear-Time-Variant (LTV)
System, Auxiliary Generators, Nonlinear Dynamics
I. INTRODUCTION
IN the last decades, a growing attention has been paid tothe development of new electronic components leveraging
strong nonlinear dynamics in order to surpass the limitations
of the currently available devices and systems [1]–[12]. In
particular, many research groups have looked at the possi-
bility of exploiting nonlinear phenomena to attain frequency
synthesizers (FSs) with record-low jitter levels [9], [13]–[20].
Only recently, one of the investigated approaches produced a
new CMOS-compatible component referred to as parametric
filter (PFIL) [21], [22], which shows the unprecedented ability
to act as a non-autonomous jitter-cleaner, not requiring the
use of a voltage-controlled-oscillator (VCO). PFILs leverage
the complex nonlinear dynamics exhibited by varactor-based
parametric frequency dividers (PFDs) [23]–[26], placed in
non-autonomous feedback loops and directly connected at the
output of a noisy FS. Despite the fact that a PFIL proto-
type showing a large phase-noise suppression was recently
demonstrated [22], such system is characterized by a power
consumption that is not suitable for low-power integrated
electronics. For this reason, new strategies to reduce the power
consumed by PFILs are required to enable their adoption in
low-power systems. This critical power limitation is mostly
determined by the minimum input power (Pth) that makes
PFDs able to operate in their division regime. PFDs are
nonlinear circuits that rely on the adoption of largely mod-
ulated reactances to activate a frequency division mechanism.
Because of their strong nonlinear behavior, the design of PFDs,
through commercial circuit simulators, presents several chal-
lenges that have prevented achieving PFDs exhibiting ultra-
low Pth-values [16], [24]. For instance, as these devices can
exhibit abrupt changes in their electrical characteristics, the
use of time-domain (TD) algorithms to model their response is
only limited to PFDs using a reduced number of components.
This constraint impedes to attain optimized PFD designs,
with minimum Pth-values, through TD-based methods. In
contrast, the detection of sub-harmonic oscillations through
conventional Harmonic-Balance (HB) algorithms shows severe
limitations due to the absence of sub-harmonic frequencies
among those used to find the steady-state solution of time-
varying circuits. Consequently, alternative approaches were
developed to detect the onset of sub-harmonic oscillations,
in PFDs, through perturbation methods [12], [27] or through
the iterative determination of the conversion matrix [28], [29]
associated to any adopted variable reactance. Unfortunately,
all the previously developed approaches require the adoption
of a fine sweep of an input parameter, such as the excitation
frequency (fpump), the input voltage (V1 shown in Fig. 1)
or the input power (Pin), to render HB-simulators able to
reliably identify non-trivial dividing solutions. Hence, their use
generally comes with a high simulation complexity that often
makes them unsuitable when the goal is to design PFDs with
minimized Pth-values.
Recently, while investigating the optimum design conditions
to build nonreciprocal RF filters [30], through a network of
modulated reactances, we discovered that it is always possible
to express the transfer function describing the operation of
such systems as an explicit function of the static equivalent
impedance seen by each modulated component. The discovery
of such a unique property led to augmented synthesis ca-
pabilities that allowed us to unveil the main design criteria
and functionalities of a novel nonreciprocal RF component,
with optimized architecture, insertion-loss and isolation. Here,
we show that a similar property exists for PFDs, relating
the stability of large-signal periodic regimes to the different
static impedances forming their network. For the first time,
a closed-form expression of the Pth-value exhibited by any
2:1 varactor-based PFD is derived and reported. In particular,
we show that this key performance parameter can indeed be
expressed as an explicit function of the impedances seen by
the variable reactance towards the PFD circuit ports (input and
output), and relative to the input (or pump, fpump) and output
(fout) frequencies. Therefore, we demonstrate that the mini-
2mization of Pth can be tackled through standard impedance
synthesis approaches, thereby not requiring the adoption of
perturbation-based or iterative techniques that are often hard
to be used, without increasing the design and the simulation
complexity. This complexity can even be unsustainable when
targeting ultra- and super-high-frequency (UHF/SHF) PFDs,
whose design requires electromagnetic simulations to account
and compensate for the significant parasitics generally intro-
duced by the board layout. Thanks to the derived closed-
form expression of Pth, a new design guideline for ultra-low
threshold PFDs is unveiled and reported, hence providing the
means to finally achieve low-power PFILs. To demonstrate
the validity and effectiveness of our findings, a 200:100MHz
PFD using lumped off-the-shelf components was designed
and built on a printed circuit board (PCB). Even though this
device uses inductors with quality factors (Q) lower than 50,
the engineered strategic selection of its passive components
renders it able to achieve a Pth-value lower than -15dBm. To
the best of the authors knowledge, this value is the lowest
one ever reported for passive PFDs, operating in the same
frequency range. [16], [25], [28], [31].
II. DETECTION OF SUB-HARMONIC OSCILLATIONS IN
PARAMETRIC FREQUENCY DIVIDERS
The detection of parametric instabilities represents a signifi-
cant challenge for most commercial circuit simulators [24]. In
particular, a reliable identification of sub-harmonic oscillations
would not only enable optimal performance in parametric
circuits, but would also allow to prevent drops of spectral
purity and power-efficiency in other circuit components, such
as amplifiers and frequency multipliers [32], [33]. Several
research groups have looked at possible approaches to identify
the rising of parametric oscillations in RF systems. Some
approaches use TD-algorithms. However, due to the abrupt
functional changes occurring at points of marginal stability, the
use of TD-based detection methods to analyze the operation
of parametric circuits may lead to severe convergence issues.
These problems can be only overcome through the adoption
of finer time steps, which frequently implies unsustainable
computation times. For this reason, their use can even be
impossible when analyzing complex systems, such as PFILs or
more advanced PFD designs. On the other hand, when using
frequency-domain (FD) based algorithms, most commercial
HB-circuit simulations do not detect the onset of oscillations
occurring at frequencies that are sub-multiples of any input
frequency, since sub-harmonic frequencies are not included
among those used by these simulators to evaluate currents
and voltages, in analyzed circuits. However, as FD-methods
permit to efficiently characterize the behavior of any circuit,
through a much shorter computation time than TD-methods,
enabling their use is key to most efficiently design PFDs.
So, different approaches have been explored to achieve a
reliable behavioral prediction of parametric components and
systems through HB-methods. In particular, in [34], a voltage-
auxiliary-generator (AG) technique was developed to extract
the Pth-value attained by varactor-based PFDs. This approach
is based on the artificial introduction of a voltage generator
in series with an ideal frequency selective resistive filter, and
placed in parallel to the adopted modulated reactance. This
generator, which is characterized by an excitation frequency
equal to the divided output frequency (fout), applies a low-
voltage signal in the circuit, thus forcing any HB-simulator
to consider a signal at fout during its computation. The
signal generated by the AG acts as noise, characterized by
an impulsive frequency distribution centered at fout. Its use
permits to assess the PFD stability, at fout, as the amplitude of
the main excitation voltage, at fpump (i.e., 2fout), is increased.
Although this method permits to detect the rising of para-
metric instabilities, it requires iterative and time-consuming
simulations to find the steady-state response of PFDs, after
these systems transition into their division region (i.e., after
the onset of the parametric instability). Consequently, the use
of AGs also comes with an excessively long computational
time when intricate optimizations are needed to find the best
PFD design. As an alternative approach, a novel detection
technique has recently been developed [16]. This is based
on the introduction of a power auxiliary generator (pAG), in
the PFD output mesh and on behalf of the PFD output load
(RL). A pAG is characterized by an ideal voltage generator,
at fout, in series with its internal impedance (Zg, set to
be equal to RL). The available power (Psub) of the pAG
is kept small enough to ensure that no perturbation of the
circuit behavior is generated as a result of its use. Thus, the
introduction of the pAG allows to include fout in the list of
frequencies used by any HB simulator, without perturbing the
impedances seen by any modulated reactance in the circuit.
Furthermore, contrary to the AG, the use of a pAG avoids to
rely on time-consuming optimizations to extract the steady-
state response of PFDs. In fact, when a pAG is used, the PFD
output voltage can be directly extracted from the HB-simulated
voltage across the pAG, at fout. Such voltage, automatically
differs from the originally set value, corresponding to Psub,
after the start of sub-harmonic oscillations in the circuit.
This unique feature enables the direct extraction of the PFD
output spectrum even for Pin > Pth. However, in order to
reliably use the discussed pAG-technique, very fine sweeps of
specific controlling parameters, such as Pin or fpump, must
still be implemented to facilitate the HB-convergence to non-
trivial dividing solutions. This feature also makes the pAG-
technique non-ideal when optimizing PFD designs targeting
ultra-low Pth-values. Hence, when the minimization of Pth is
the main design objective, gaining intuition about the different
factors affecting its value is fundamental to overcome the
limits of previously developed approaches. To do so, one of
objectives of this work has been to compute a generic closed-
form expression that can be easily accessed through linear
simulation algorithms to estimate and minimize the Pth-value
exhibited by any PFD that is to be designed.
III. AN ANALYTICAL INVESTIGATION OF Pth IN PFDS
As we are interested in identifying the critical parameters
influencing the dynamics of PFDs, we can use analytical
methods to determine Pth. For simplicity, we start our analysis
by using a simplified PFD circuit (Fig. 1) based on a T-network
3Fig. 1. (a) Initially analyzed PFD design, which is formed by three LC-
tanks (2 static linear ones and one including a modulated varactor) and two
resistors mapping the source resistance and load resistance, respectively. This
PFD circuit is initially studied as the means to extract an equivalent frequency-
domain (FD) model that can be used to investigate the behavior of more
general PFD designs. (b) A more general PFD circuit model that includes
three general impedances (Z1, Z2 and Z3) on behalf of the LC-tanks used in
a, which is adopted in our FD analysis reported in this work. (c) Schematic
of Z1, Z2 and Z3 for the circuit in a.
topology. This circuit includes two static series resonant LC-
tanks (L1 − C1 and L2 − C2, in series to the input or output
terminals, respectively) and a shunt modulated LC-tank relying
on an inductor (L3) with a biased varactor (C3(v(t), t), where
v(t) and t are the voltage across the varactor and the time
respectively). Next, we extract the TD system of the second-
order differential equations (1) mapping the charge q1(t), q2(t)
and q3(t)) entering the only circuit node (N1) of the circuit.
Analyzing these equations permits to define an equivalent
mono-lateral FD system for more general PFD-designs relying
on generic impedances (Z1, Z2 and Z3) instead of the initially
considered LC-tanks (Fig. 1). As discussed in the following
section, the analysis of this transformed problem in a FD
representation permits to extract Pth by looking at the stability
of the trivial solution vs. the applied input power (Pin). To
verify the validity of our findings, the extracted Pth-value, for
a specific PFD design (used as a case study), is then compared
with the corresponding values found through numerical TD-
and FD-methods. After identifying the conditions to start
sub-harmonic oscillations in the circuit, we also describe an
analytical approach to estimate the steady-state response of
the same investigated PFD, at half of the driving frequency
and for Pin-values exceeding Pth.
A. A Closed-Form Expression for Pth
We start our analysis from the simplified circuit shown in
Fig. 1-a. By using state variables for the charge q1(t), q2(t)
and q3(t) in the capacitors C1, C2 and C3, respectively, we can
write the system of Kirchhoff’s equations that describe their
evolution over time (1), when assuming zero pre-stored elec-
trical energy in all lumped components of the circuit. RS and
RL represent the source and load impedances, respectively,
and v1(t) is a continuous wave input signal characterized by
a peak level equal to V1.
v1(t) =
q1(t)
C1
+
q2(t)
C2
+RSq 1(t)+RLq 2(t)+L1q  1 (t)+L2q  2 (t)
v1(t) =
q1(t)
C1
+
q3(t)
C3
+RSq 1(t)+L1q  1 (t)+L3q  3 (t)
q1(t)− q2(t)− q3(t) = 0 (1)
It is important to point out thatC3 in (1) is a voltage-dependent
nonlinear capacitor. Thus, in order to emphasize its time-
varying characteristic, C3 will be indicated as C3(t).
C3(t) = CDC
 
1 +  Cdq3(t)CDC
+  2Cd2q3(t)
2
C2DC
 
(2)
For simplicity, C3(t) can be approximated with its second-
order Taylor expansion (see (2)) around its average DC com-
ponent (CDC). In (2),   represents an arbitrary small real
parameter that is used to control the perturbation order [35],
[36] adopted for C3(t), at different stages of our analytical
treatment. After substituting (2) into (1) and in the limit of
small perturbations ( → 0), equation (1) can be rewritten as:
v1(t) =
q1(t)
C1
+
q2(t)
C2
+RSq 1(t)+RLq 2(t)+L1q  1 (t)+L2q  2 (t)
v1(t) =
q1(t)
C1
+
q3(t)
CDC
−
Cd q3(t)2
C2DC
+
C2d 2q3(t)3
C3DC
−
Cd2 2q3(t)3
C3DC
+RSq 1(t)+L1q  2 (t)+L3q  3 (t)
q1(t)− q2(t)− q3(t) = 0 (3)
Furthermore, the coefficients Cd and Cd2 in (2) represent
the first and second-order coefficients relative to the
varactor C(v) characteristics, for the chosen biasing
condition. For this reason, it is worth pointing out that their
values are also functions of the varactor DC bias (VDC).
V1 =
Xp +Xo
C1
+ Yp + YoC2
+ iRS(Xoωo +Xpωp) + iRL(Yoωo + Yp)ωp − L1(Xoωo2 +Xpωp2)− L2(Yoωo2 + Ypωp2)
V1 =
Xo +Xp
C1
+ Zo + ZpCDC
−  CdZo (Zo + 4Zp)8C2DC
+
3 2
 
C2d − Cd2
 
(Zo + Zp)
 
ZoZp + Z2o + Z2p
 
4C3DC
+iRS (Xoωo +Xpωp)− L1(Xoωo2 +Xpωp2)− L3(Zoωo2 + Zpωp2)
Xo +Xp − Yo − Yp − Zo − Zp = 0 (4)
4In (4), Xp, Yp, Zp, Xo, Yo and Zo represent the generally
complex frequency domain components relative to q1(t), q2(t)
and q3(t), for both the driving and the sub-harmonic frequen-
cies, respectively, while ωo = 2πfout and ωp = 2πfpump.
It is important to point out that (4) contains terms at both
frequencies of interest. Since the validity of (4) must be
ensured at both fout and fpump, each equation forming it can
be divided into two equations, collecting the various terms at
these two frequencies. The resulting harmonic balanced system
is reported in (5).
Xo
 −1
C1
−iRSωo+L1ω2o
 
+Yo
 −1
C2
−iRLωo+L2ω2o
 
= 0
Xo
 −1
C1
−iRSωo+L1ω2o
 
+ Zo
  −1
CDC
+E+L3ω2o
 
= 0
Xo − Yo − Zo = 0
V1
2 +Xp
 −1
C1
−iRSωp+L1ω2p
 
+Yp
 −1
C2
−iRLωp+L2ω2p
 
= 0
V1
2 +Xp
 −1
C1
−iRSωp+L1ω2p
 
+Zp
  −1
CDC
+F+L3ω2p
 
= 0
Xp − Yp − Zp = 0 (5)
In (5), E and F are defined as :
E =  CdZp2C2DC
− 3 
2C2dZ2p
2C3DC
+
3 2Cd2Z2p
2C3DC
F = −3 
2C2dZ2o
2C3DC
+ 3 
2Cd2Z2o
2C3DC
(6)
From the inspection of (5), it can be observed that all Fourier
coefficients (Xo, Yo, Zo, Xp, Yp and Zp) multiply a complex
term that includes the static equivalent impedance seen from
N1, towards one specific branch of the analyzed PFD. As
discussed in [30], such an important feature is originated
from the dependence of the conversion gain of a modulated
capacitor on the impedance that such capacitor sees, from its
insertion point and at the different frequencies in the circuit.
Consequently, (5) can be used to extract an equivalent trans-
formed two-tones HB-system for PFDs relying on different
and generically complex static impedances (Z1, Z2 and Z3,
see Fig. 1). In the following analysis, the value of these
impedances, at fout and fpump, will be indicated as Z(ωo)1 ,
Z(ωo)2 , Z(ωo)3 , Z(ωp)1 ,Z(ωp)2 and Z(ωp)3 , respectively. In order to
derive the transformed HB-system, two important aspects must
be taken into consideration. First, Z3 must include the static
impedance (Zv) of the modulated varactor. Also, the excitation
voltage (Veq/2) that must be used in the transformed HB-
system coincides with the applied input voltage (V1/2) only
in the typical cases in which the impedance used in the input
branch of the PFD is a 1-port network, connected between
the input port and N1. In contrast, when a 2-port network
([Z]in) is used, in the input branch of the PFD, a different
excitation voltage must be adopted. Such voltage coincides
with the equivalent open-circuit voltage component, at fpump,
extracted at the output port of [Z]in. In this scenario, Veq
can be found as GvV1, where Gv is the open-circuit voltage
gain of the equivalent 2-port network formed by the series
combination of RS with [Z]in. The resulting HB-system for
PFDs using generic Z1, Z2 and Z3 impedances is reported in
(7) and (8). The definition of (7) and (8) allows to extract the
response of a PFD as a function of its electrical components
and of its modulated capacitance characteristics. To do so, the
system in (8) is first solved in terms of Xp, Yp and Zp (see
(9)), which represent the key components setting the large-
signal periodic behavior of PFDs.
−iXoZ(ωo)1 ωo − iYoZ(ωo)2 ωo = 0
−iXoZ(ωo)1 ωo − iZoZ
(ωo)
3 ωo +EZo = 0
Xo − Yo − Zo = 0 (7)
Veq
2 − iXpZ
(ωp)
1 ωp − iYpZ
(ωp)
2 ωp = 0
Veq
2 − iXpZ
(ωp)
1 ωp − iZpZ
(ωp)
3 ωp + FZp = 0
Xp − Yp − Zp = 0 (8)
In favor of a simpler analytical treatment, we limit our analysis
to the common case in which PFDs use 1-port networks at
their input branch, thus making Veq equal to V1.
Xp =
3i(Cd2 − C2d)V1Z2o  2 + 4C3DCV1(Z
(ωp)
2 +Z
(ωp)
3 )ωo
6 (C2d−Cd2) (Z
(ωp)
1 +Z
(ωp)
2 )ωoZ2o  2 + 8iC3DCZ
(ωp)
eq ω2o
Yp =
3i(Cd2 − C2d)V1Z2o  2 + 4C3DCV1Z
(ωp)
3 ωo
6 (C2d−Cd2) (Z
(ωp)
1 +Z
(ωp)
2 )ωoZ2o  2 + 8iC3DCZ
(ωp)
eq ω2o
Zp =
4C3DCV1Z
(ωp)
2 ωo
6 (C2d−Cd2) (Z
(ωp)
1 +Z
(ωp)
2 )ωoZ2o  2 + 8iC3DCZ
(ωp)
eq ω2o(9)
In (9), Z(ωp)eq is defined as:
(10)Z(ωp)eq = Z(ωp)2 Z(ωp)3 + Z(ωp)1
 
Z(ωp)2 + Z
(ωp)
3
 
It is worth emphasizing that (9) include second-order perturba-
tion terms proportional to Z2o . These terms originate from the
expected dynamical changes of the circuit behavior, at fpump,
in presence of internally generated sub-harmonic oscillations.
The existence of these terms is indicative of the ability to use
(9) to model the operation of PFDs, both in their dividing
and non-dividing operational regimes. However, when we are
exclusively interested in determining Pth, it is possible to
simplify (9) by assuming Zo to be equal to zero. In such case,
(9) can be rewritten as:
Xp =
−iV1
 
Z(ωp)2 + Z
(ωp)
3
 
2Z(ωp)eq ωo
Yp =
−iV1Z(ωp)3
2Z(ωp)eq ωo
Zp =
−iV1Z(ωp)2
2Z(ωp)eq ωo
(11)
Similarly, it is possible to compute Xo, Yo and Zo by solving
the system of the relative equations in (7). Since we are
interested to determine Pth, (7) can be simplified by observing
that low magnitudes of Xo, Yo and Zo are still expected
when driving the circuit in the close vicinity of its parametric
threshold. Consequently, in such scenario of operation, (7) can
be rewritten by omitting all second-order perturbation terms
5proportional to  2. It is useful to rewrite the resulting set of
equations in a matricial representation (12):
 
A
 


Xo
Yo
Zo

 = 0 (12)
where [A] is defined as:


−iZ(ωo)1 ωo −iZ
(ωo)
2 ωo 0
−iZ(ωo)1 ωo 0 −iZ
(ωo)
3 ωo−
iV1CdZ
ωp
2
4CDC2Z
(ωp)
eq ωo
1 −1 −1


(13)
(12) can then be used to identify the voltage amplitude, V1,
that triggers the rising of a 2:1 parametric oscillation. To do so,
it suffices to find the V1-value (Vth) that nulls the determinant
of the system matrix ([A]). The expression of the so found
Vth-value, as well as the corresponding Pth, are reported in
(14) and (15).
(14)Vth = 4C
2
DCZ
(ωo)
eq Z(ωp)eq ω2o
Cd
 
Z(ωo)1 + Z
(ωo)
2
 
Z(ωp)2
(15)Pth = |Vth|
2
8RS
In (14) and (15) Z(ωo)eq is defined as:
(16)Z(ωo)eq = Z(ωo)2 Z(ωo)3 + Z(ωo)1
 
Z(ωo)2 + Z
(ωo)
3
 
As evident from (14), Pth is an explicit function of all the
impedance values characterizing the operation of a PFD, at
both fout and fpump. Such impedances significantly shape
the stability region of PFDs, thus playing a critical role in
their design and performance characteristics. In particular,
the inspection of (14) permits to establish general guidelines
for the design of PFDs. First, (14) clearly shows that low-
capacitance varactors (low CDC ), with a wide tuning range
(large Cd), are generally desirable to minimize Pth. In addition,
(14) shows that a quadratic increase of Vth is expected at
increasing ωo-values. Such an important feature is mainly
due to the increasing challenge of achieving large voltage
swings, across variable capacitors, at higher driving frequen-
cies (ωp). Ultimately, (14) provides an essential guidance in
the synthesis of Z1, Z2 and Z3. In fact, this synthesis can
be tackled through conventional linear methods targeting the
minimization of (14), even for complex high-frequency board-
designs, which are generally sensitive to undesired parasitics.
It is important to point out that the ability to select Z1, Z2
and Z3, without requiring the use of complex time consuming
nonlinear algorithms, is essential to enable optimum and
reliable performance. It is straightforward to verify that the
minimum Pth can be attained when four resonant conditions
are satisfied. These conditions suggest that:
• the series of Z2 and Z3 has to be designed to series
resonate at fout (i.e., Z(ωo)2 + Z(ωo)3 → Re{Z(ωo)2 } =
R L)
• the series of Z1 and Z3 has to be designed to series
resonate at fpump (i.e., Z(ωp)1 +Z(ωp)3 → Re{Z(ωp)1 } =
R S)
• Z1 has to be designed to parallel resonate at
fout (i.e., Z(ωo)1 →∞)
• Z2 has to be designed to parallel resonate at
fpump (i.e., Z(ωp)2 →∞)
In the listed conditions, R S and R L represent the equivalentresistances observed from N1, when looking towards the
source and the load, respectively. Even when assuming all
components to be loss-less, R S and R L can be different from
RS and RL. For instance, their value can be made strategi-
cally lower through the adoption of impedance transformation
stages, as it will be discussed in Section IV. Therefore, when
Z1, Z2 and Z3 are optimally designed, Vth becomes:
(17)V minth = 4C
2
DCR
 
LR
 
Sω2o
Cd
When the use of a minimum number of lumped components
is needed in favor of the highest degree of miniaturization, the
optimum synthesis of Z1, Z2 and Z3 can be tackled through
the strategic use of 5 electrical components (C1, C2, L1, L2,
and L3). In particular:
• Z1 can be realized as the parallel combination of an
inductor (L1) and a capacitor (C1), whose resonance
frequency matches the output frequency at which the
minimum Pth is desired;
• Z2 can be realized as the parallel combination of an
inductor (L2) and a capacitor (C2), whose resonance
frequency is equivalent to twice the output frequency at
which the minimum Pth is desired;
• Z3 includes the static portion (CDC) of the varactor
electrical characteristics; it can be realized by adding
an inductor (L3), whose value is directly related to both
Z(ωo)2 and Z(ωp)1 .
Note that Pth is a function of all the abovementioned param-
eters. Among them, CDC depends on the available varactor
technology, whereas L1, C1, L2 and C2 depend heavily on the
chosen value of L3. Consequently, it is convenient to search
for the optimal values of L1, C1, L2 and C2 that satisfy the
listed resonant conditions in terms of CDC and L3(see (18)).
C1 =
4C3
3 (−1 + 16L3C3f2outπ2)
C2 = −
4C3
3 (−1 + 4L3C3f2outπ2)
L1 =
3
 
−1 + 16L3C3f2outπ2
 
16C3f2outπ2
L2 = −
3
 
−1 + 4L3C3f2outπ2
 
16C3f2outπ2
(18)
It is important to point out that, despite of the fact that a low
CDC-value would be required to ensure the minimum Pth,
the use of ultra-low capacitance varactors is not practical as it
often leads to sub-optimal performance. This important feature
is mostly determined by the limited Q of available inductors.
This limitation constrains L1, L2 and L3 not to exceed certain
values, in order to prevent undesired and significant increases
6of R L and R
 
S . As a case study, it is now instructive to extract
Vth through (14) for a generic simplified PFD-design, formed
by loss-less inductors and capacitors. The resulting value can
then be compared with the one numerically found through TD-
based methods, in order to confirm the validity of the reported
analytical approach. The chosen device, a 200:100MHz PFD,
as well as the adopted L3, CDC , Cd, and Cd2 values along
with the corresponding optimal L1, L2, C1 and C2 values, are
reported in Fig. 2.
Fig. 2. Left) Schematic view of the 200:100MHz PFD used as a case study in
this work. The values of the adopted circuit components are: L1 = 382.5 nH ,
L2 = 742.5 nH , C1 = 6.6 pF , C2 = 0.85 pF , L3 = 500 nH ,
CDC = 1.7 pF , Cd = −0.3 , Cd2 = 0.02; Right) Schematic representation
for Z1, Z2 and Z3 for the same PFD.
The estimated Vth-values based on (14) are shown in
Fig. 3 together with some corresponding results, for different
fout-values (keeping fpump = 2fout), obtained through TD-
methods. Clearly, the Vth-values derived through numerical
TD-methods match very closely those analytically predicted
through (14), thus demonstrating the validity of the analytical
findings. The Pth-values corresponding to the Vth-values found
through (14) are also shown in Fig. 3. As evident, when ne-
glecting the ohmic losses introduced by each adopted element
and when properly selecting the different components forming
its network, the investigated PFD can exhibit a Pth-value (for
fout=100MHz) that is lower than -24 dBm, corresponding to
a Vth of 0.038V. To further verify the substantial and desired
change in the dynamical behavior of the analyzed PFD, for
V1 being slightly higher or slightly lower than Vth, we report
the phase portraits [37] (Fig. 4) relative to q3(t) and derived,
through TD-methods, when assuming fout equal to 100MHz
(and, consequently, fpump equal to 200MHz) for V1 equal
to 0.037V and 0.039V, respectively. As evident, substantially
different behaviors characterize the operation of the analyzed
PFD for the two investigated V1-values. In particular, for V1
equal to 0.037 V the portrait of q3(t) shows the existence of a
limit-cycle. This cycle maps the evolution of q3(t) and q 3(t)
as time evolves from the origin of the reference system (t=0)
and zero pre-stored charge exists in the different capacitors.
In contrast, for V1 equal to 0.039 V (thus being higher than
the expected Vth-value), the portrait exhibits a substantially
different behavior. In fact, once the PFD reaches its steady-
state periodic operational regime (see the red-lines in Fig. 4),
the portrait exhibits twice the period it exhibits in the former
case. Such a unique feature maps (in time-domain) the origin
of a period-doubling mechanism that marks the existence of a
sub-harmonic oscillation in the circuit. The phenomenon of
period-doubling can also be directly observed by extracting the
Poincare´ map [38] (PM, see Fig. 5). This tracks the radius of
Fig. 3. In black), Vth-value points that were numerically determined through
lengthy time-domain integration methods applied to the PFD shown in Fig. 2;
in blue), calculated Vth-values from (14) for the same circuit; in red), Pth-
values vs. fout corresponding to the Vth-values plotted in blue.
Fig. 4. Left) Phase portrait of the charge (q3(t)) flowing in the varactor
in the analyzed PFD design for V1 = 0.037 V (thus below Vth). This plot
was computed after assuming the varactor to be completely discharged at the
moment (t = 0) in which the input voltage, V1 , is applied to the circuit. In
red, the typical limit-cycle describing the dynamical behavior of the analyzed
PFD, after reaching its steady-state periodic characteristics, is also reported.
Right) Phase portrait of q3(t) for V1 = 0.039 V (thus above Vth). This
plot was computed after assuming the varactor to be completely discharged
at the moment (t = 0) in which the input voltage, V1 , is applied to the
circuit. After a limited number of excitation cycles, the portrait exhibits a
period twice the excitation period. Consequently, once the PFD reaches its
steady-state periodical regime, the trajectory described by the system (see the
red-line) assumes a different shape from conventional limit-cycles.
the limit-cycle of q3(t)( r =
 
(q3(t+ nTs)2 +
 
q 3(t+nT )
ωp
 2
,
where n is an integer number) vs. V1, for consecutive returns
(incremental n-values) on the map. This can be done by
sampling the dynamical steady-state large-signal TD response
of the analyzed PFD with a sampling rate that is equal to the
excitation frequency, while assuming a continuously increasing
driving voltage. As evident in Fig. 5, for V1 < Vth the
PM shows a continuous trend with respect to V1. Such a
unique feature is a clear indication that q3(t) has a period
that is equal to 1/fpump. In contrast, for V1 ≥ Vth, the PM
exhibits two separate lines. These indicate the values of r, at
the end of consecutive sampling periods and for continuously
increasing V1-levels. The existence of two consecutive lines in
PMs is a clear indication of the different q3(t) values that the
system exhibits (above threshold) at the end of consecutive
sampling periods. This dynamical feature is also often used
to numerically identify, through TD-methods, the presence
of period-doubling regimes in nonlinear dynamical systems.
7Instead, in order to confirm that the analytically derived
Pth-values closely match the ones found with a commercial
circuit simulator, through the pAG-technique (Section II),
we compared the distributions of Pth vs. L3 extracted, both
analytically and through the application of the pAG-technique,
for the circuit in Fig. 2. As can be observed from Fig. 6, the
distribution of Pth vs. L3, derived through the pAG-technique,
agrees with the one analytically calculated using (15). This
further demonstrates the validity of our analytical findings.
It is worth mentioning that, in order to extract the simulated
data points shown in Fig. 6 (see red points), a Pin-sweep
of 6000 steps had to be configured for the HB-simulator to
converge to the desired non-trivial solution. This constraint
can lead to design times, for optimized PFDs, that can exceed
days. Ultimately, we analytically studied the dependence of
Pth on the Q-value that can be exhibited by practical inductors
forming the circuit shown in Fig. 2 (see inset in Fig. 6). In
order to do so, for simplicity, we assumed that all the inductors
were exhibiting the same Q. Interestingly, our investigation
revealed that ultra-low Pth-values can indeed be attained, even
when using inductors with Q-values that are only around 50.
Fig. 5. Poincare´ map relative to the charge q3(t) vs. the peak-value
(V1) of the input voltage V1(t). As evident, for V1-values that exceed the
same Vth-value that was found through our HB-based approach, the analyzed
PFD undergoes a change in its dynamical characteristics that results into the
activation of a period-doubling mechanism.
B. Evaluating the Response of PFDs for Pin > Pth
In the previous section, a closed-form expression was found
to evaluate the threshold voltage and power (Vth and Pth)
activating a sub-harmonic oscillation in varactor-based PFDs.
In this section, the procedure to analytically estimate the
complete response of PFDs below and above the parametric
threshold is discussed. The assessment of the PFD response,
after the occurrence of a bifurcation, requires solving the
systems in (7) and (8) without neglecting any second-order
perturbation term proportional to  2. This increased complexity
renders the solution of these systems only computable through
numerical methods. However, some important features can
still be identified. In fact, three sets of Xo, Yo and Zo values
are found to be potential solutions for the system in (7)
and (8). One set (S1) is representative of the trivial solution
Ibrahim
Fig. 6. Analytical trend (in blue) of Pth vs. L3 (Fig. 1) and simulated
values, through the pAG-technique (in red) and for a limited set of L3-values,
relative to the PFD described in Fig. 3. It is important to point out that the
HB simulator, adopted to estimate Pth through the pAG-technique, has been
configured to include 28 harmonics of the output frequency (fout) in favor of
a more accurate prediction of the PFD response, above threshold. In the inset,
a contour-plot is reported mapping, simultaneously, the impact on Pth of L3
and of the quality factor (Q) exhibited, for simplicity, by all the inductors
used by the same circuit.
(Xo = Yo = Zo = 0), thus describing the evolution of
the PFD when no input signal exists in the circuit at fout,
and when assuming V1 << Vth. Another set (S3) shows
quasi-uniform and not-nulled distributions for Xo, Yo and Zo
vs. the magnitude of V1. Finally, the last solution set (S2)
corresponds to more complex distributions for Xo, Yo and Zo
vs. V1, which exhibit nulled values for V1 approaching Vth.
The amplitudes of the voltage components acrossRL (Vout), at
fout, for solutions S1, S2 and S3 were analytically determined
and plotted versus the input power (Pin), at fpump, for the
investigated PFD in Fig. 2. Fig. 7 displays the extracted trends
of Vout vs. Pin for S1, S2 and S3.
Fig. 7. Left) solution amplitudes of the possible voltage (Vout) components
(at fout) across the load resistance RL of the PFD shown in Fig. 2. Note
that three different Vout distributions (relating to the solution sets S1, S2 and
S3) are solution of (7). Right) Real part of the eigenvalue (α) of the Jacobian
matrices relating to (7) and linearized around the Xo, Yo and Zo values that
define S1 and S2. The α-value of S3 is constant and positive for all V1-values,
thus being a clear indication that S3 is not a viable solution for the system.
For this reason, its distribution with respect to V1 has not been included here.
Due to the existence of three possible steady-state periodic
solutions (S1, S2 and S3), the complete response of the ana-
lyzed PFD can only be determined by evaluating the stability
of each solution, while varying the magnitude of the applied
8input signal. In order to do so, the matrix-A (12), linearized
around each solution, can be used to describe the evolution
of the system in presence of small perturbations acting on the
steady-state amplitudes of Xo, Yo and Zo relative to the same
solution. It is worth pointing out that the resulting linearized
matrix represents a Jacobian matrix ([J]) that provides the
means to investigate the stability of any possible solution at
fout. This can be done by looking at the sign of the purely
real eigenvalue (λ) of [J] (see Fig. 7). In particular, by looking
at the real part (α) of λ, it is straightforward to realize that
S3 corresponds to a positive and constant α-value for any V1-
value, thus representing a known unstable point for the system.
In contrast, for both S1 and S2, the sign of α changes when
V1 approaches Vth. In particular, S1 represents the only stable
solution for V1 < Vth, whereas S2 represents the only stable
solution for V1 ≥ Vth. In other words, the trivial solution is
stable for V1 < Vth, whereas the dividing solution is stable
for V1 ≥ Vth. It is also worth pointing out the fact that S1
and S2 flip their stability at the same V1-value, suggesting
that the rising of the sub-harmonic oscillation occurs through
a supercritical bifurcation. For this reason, no abrupt jump
is expected in the PFD frequency response, as its operation
involves the transition from one operational regime to the
other. After determining the stability of S1 and S2, it is easy
to estimate the output power of the PFD in Fig. 2 when this
is driven at fpump=200MHz and when Pin is progressively
increased to activate the division process in the circuit. In
Fig. 8, we report the PFD output power (Pout, delivered to
RL) vs. Pin for the PFD shown in Fig. 2.
Fig. 8. Extracted output power (Pout) characteristics of the analyzed PFD,
showing a Pth-value that approaches −25 dBm. The plot was generated
with the assumption of a white noise power spectral density in the circuit,
resulting into a −80 dBm of power at fout for Pin < Pth . (when the trivial
solution is only stable solution for the circuit).
IV. A LUMPED REALIZATION OF A 200:100 MHZ PFD
In the previous sections we derived a closed-form expression
for Pth and described a method to analytically estimate the
steady-state output response of PFDs, for Pin-values that are
lower or higher than Pth. In order to experimentally verify
the validity of our findings, we designed a 200:100MHz PFD,
using lumped components available on the shelf. The PFD was
assembled on a PCB made of FR4, and its performance was
characterized using conventional RF measurement equipment.
A detailed description of the adopted design flow, as well
as the analysis of our measured results, is discussed in the
remainder of this section.
A. Design of A 200:100 MHz PFD
The design of the reported PFD targeted the minimization
of Pth, at a chosen fout-value of interest. 100MHz was
chosen here as the desired output frequency. Fig. 9 displays
a schematic representation of the PFD architecture that we
selected for the experimental validation. This PFD design
relies on the five components (L1, L2, C1, C2 and L3, see (18))
used in the simplified PFD circuit in Fig. 2. However, two ad-
ditional components were added, a capacitor and an inductor.
These components, labeled as Cmatching and Lmatching , were
chosen so as to form the equivalent lumped representation of
a quarter-wave transformation stage, at fout. It is important
to point out that the adoption of this stage is key to lower
the Pth-value that can be attained through the only use of
the other five components. In fact, the adoption of this stage
reduces the impact of the output load (RL) on the stability of
the PFD, by converting RL to an impedance (ZTrans) whose
value, at fout, is real and lower than 1Ω. In other words,
the use of the transformation stage permits to reduce R L,thus minimizing V minth and, consequently, Pth (see (15) and(17)). Moreover, the adoption of a transformation network,
relying on a series capacitor, also allows to use Cmatching as
a DC-blocker. The selected values for Cmatching (227 pF)
and Lmatching (11.3 nH) were chosen so that the lowest
ZTrans could be attained, when considering the typical Q
values exhibited by available inductors on the shelf. Because
of the more dispersive behavior of Z2, with respect to the
one of the simplified circuit in Fig. 2, the resonant conditions
that must be satisfied in order to minimize Pth lead to slightly
different expressions for the optimal values of L1, L2, C1 and
C2, vs. L3 and C3. These expressions are rather cumbersome,
which is why they are being omitted here. Furthermore, the
component values significantly depend on the maximum Q
that can be exhibited by L1 and L2 in practice. Therefore, after
finding a commercial available hyper-abrupt varactor (model:
Skyworks SMV1405), characterized by CDC values ranging
from 1 pF to 10 pF and capable to exhibit high Cd values (see
(2)), we analytically studied the distribution of Pth (see (15))
vs. L3 and CDC . In order to do so, the Cd value exhibited
by the selected varactor was expressed in terms of CDC . This
simplification made CDC the only required varactor parameter
to extract Pth. Moreover, the derived Pth distribution was
found after selecting the L1, L2, C1 and C2 values that satisfy
the resonant conditions discussed in Section III-A, for each
analyzed set of L3 and CDC values. In Fig. 10 and in Fig. 11
we report the computed trend and the contour plot of Pth vs.
L3 and CDC when assuming the Q of L1, L2 and L3 to be
50. This value corresponds to the best quality factor that we
could find, for inductors that are in the same range than those
required to optimally design a 200:100MHz PFD, relying on
ideal loss-less components to work (see Fig. 2). As evident,
a monotonically decreasing Pth is attained as L3 is increased.
However, the adoption of L3 values larger than 800nH would
require C2 to be lower than 0.5pF. This design constraint
9would expose any PFD built on a PCB to the risk of exhibiting
performance that are too sensitive to un-modelled variations of
the actual C2 value. Also, because of the limited availability of
surface-mount commercial inductors, simultaneously showing
large inductance, high-Qs (exceeding 50) and a self-resonance
frequency higher than the maximum frequency of interest (200
MHz), the use of excessively large L3 values is also not
practical. Based on these limitations, we selected the CDC
value (1.7 pF) that minimizes Pth, given the largest suitable
L3-value that we could find (500 nH). By looking at the
C(V ) characteristics of the chosen varactor, this optimal CDC
value allows to determine the corresponding DC-voltage (1.6
V) that must be used to bias the varactor, in the actual PFD
circuit. Also, after selecting L3, we looked at the sensitivity
of the optimal CDC value, as we vary the Q exhibited by
L1, L2 and L3 ranging from 10 to 50. As evident from
Fig. 12, we found the optimal CDC value to be only slightly
dependent on the Q of the adopted inductors, thus being
almost immune to non-idealities that often make commercial
inductors exhibit different Qs from their nominal values. In
summary, the values that we selected for the experimental
demonstration are 382.5 nH, 742.5 nH, 6.6 pF, 0.85 pF and
500 nH for L1, L2, C1, C2 and L3, respectively. Based on
these values, we searched for the commercial components
with the closest nominal behavior to the desired ones. Then,
we assembled a distributed model of the the board layout,
using microstrip components. After building this model, we
minimized the impact of the board layout on Pth. In order
to do so, we extracted the corresponding values of Z(ωo)1 ,
Z(ωo)2 , Z(ωo)3 , Z(ωp)1 , Z(ωp)2 and Z(ωp)3 . These impedances were
then used to generate a layout optimization flow, targeting the
minimum Pth, at fout=100 MHz. During this optimization
step, we also considered the available S-parameters for the
lumped components that we selected. We report, in Fig. 13
(see green line), the analytically derived distribution of Pth vs.
fout, extracted through (15), after determining the best layout
geometry and under the assumption that the input frequency
is always twice the fout value. The same distribution was also
evaluated using the pAG technique by replacing the optimized
distributed model for the board with its actual electromagnetic
simulated RF model (see red points in Fig. 13). It can be
seen that both simulation approaches exhibit closely matching
trends and predicted minimum Pth values lower than -12.5
dBm, at fout equal to 100 MHz. However, for fout lower than
97 MHz, the HB simulation based on the pAG technique and
using the electromagnetic model of the board was not able to
converge to the dividing solution. Thus, Pth values could only
be extracted for fout values above 97MHz.
B. Measured Results
The designed PFD was built on a PCB made of FR4 (see
inset of Fig. 14). An external bias-T (model Inmet 8800SMF3-
06) was used to simultaneously drive the PFD input port
with an RF signal and with a DC voltage (1.6 V) required
to properly bias the varactor. The output performance of the
PFD, terminated on a 50Ω resistive load, was characterized
using conventional RF bench-top measurement equipment. In
Pump Output
Transformation 
Network
ZTrans
Fig. 9. Schematic representation of the example PFD built in this work.
The circuit is designed to be driven by a 50 Ω generator, and to be attached
(at its output) to a 50 Ω output load (RL).
Fig. 10. A 3D plot mapping the distribution of Pth vs. L3 and CDC , where
a Q equal to 50 was assumed for all inductors in the circuit.
particular, to extract the PFD output power (Pout) at the de-
sired output frequency (100 MHz), we used two synced vector
network analyzers (VNAs). One network analyzer (Keysight
PNA N5221A) was set up to produce the pump signal at
200MHz and to generate a slow Pin sweep ranging from -25
dBm to 0 dBm. The other VNA (Keysight ENA E5071C) was
used to track the received power at 100MHz. The measured
distribution of Pout vs. Pin (Fig. 14) closely follows the
predicted distribution found through the pAG technique. It is
worth mentioning that a much higher Pth would have been
attained without the use of a transformation stage (see the
simulated green trend in Fig. 14). To visualize the output
response of the PFD, after the activation of the division
process, the measured TD-waveform of its output voltage,
across RL, is shown in Fig. 15, for a Pin-value (-2dBm)
exceeding Pth. Under this operating condition, the presence
of an output signal, with a strong frequency component at
100 MHz, can be easily observed. Ultimately, the measured
distribution of Pth vs. fout, for fout values ranging from 90
MHz to 110 MHz and using a fpump value that is always twice
fout, is reported in Fig. 13. As evident, this distribution agrees
with our predictions, found through the described analytical
method and through the use of the pAG-technique.
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Fig. 11. Contour plot mapping Pth vs. L3 and CDC , assuming that the Q
of all inductors is 50. The locus of these two parameters where no division
is possible is indicated.
Fig. 12. A 3D plot mapping the distribution of Pth vs. CDC and Q for the
selected L3 value of 500nH.
V. CONCLUSION
In this work, a new systematic synthesis approach is
discussed to enable the design of varactor-based parametric
frequency dividers, exhibiting ultra-low power threshold (Pth).
In particular, it is analytically shown, for the first time, that the
Pth value exhibited by PFDs can be written as a closed-form
explicit function of the impedances seen by the variable ca-
pacitor, at the main input and output frequencies of operation.
This unique feature permits to create optimum PFD designs,
without relying on the time-consuming and memory-intensive
simulation approaches that are currently available, but only
through conventional design and optimization techniques that
are frequently used in linear circuits. Thanks to the develop-
ment of the reported analytical framework, we formulate a new
optimal design criteria for PFDs requiring to exhibit ultra-low
Pth-values. In order to experimentally validate our analyti-
cal findings, a 200:100MHz PFD, relying on commercially
available lumped components, was designed and assembled
on a printed-circuit-board (PCB). Thanks to its engineered
design and despite the relatively low Q exhibited by its
inductors, the fabricated PFD exhibits a record-low Pth-value,
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Fig. 13. Simulated distributions of Pth vs. fout for the PFD from this work:
In green), simulated values extracted through the reported analytical method
using a distributed model for the layout. In red), simulated values extracted
through the pAG technique. Here, the Pth values for fout lower than 97
MHz could only be obtained because of the lack of convergence of the pAG
technique with electromagnetic simulations. In blue), measured distribution
of Pth vs. fout for the same frequencies used during simulations. In order to
extract both the simulated and the measured data, fpump was kept equal to
2fout for all investigated fout values.
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Fig. 14. Measured (in blue) and simulated (in red, using the pAG technique)
distributions of Pout vs. Pin for the PCB from this work. For comparison,
the simulated distribution of Pout of the same PFD without transformation
stage is shown in green. The inset displays a photo of the fabricated PFD.
in pair of -15dBm. The new design approach, presented in this
work, opens exciting scenarios for the development of even
other parametric components. In particular, the capability to
obtain ultra-low threshold PFDs will facilitate the future chip-
scale development of parametric filters (PFILs), thus enabling
their use to reduce the jitter exhibited by currently available
frequency synthesizers, in low-power RF transceivers.
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Fig. 15. Measured waveform, relative to the output voltage of the PFD,
extracted from a high frequency oscilloscope (Keysight DSOX6004A) when
fout was set to 100 MHz (i.e. fpump=200 MHz) and Pin was chosen to be
-2 dBm, thus much higher than Pth
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